Insulation considerations and qualifications for form-wound air-core armature windings in high-frequency electrical machines by Lenz, Jackson David
© Fall 2017 Jackson David Lenz
INSULATION CONSIDERATIONS AND QUALIFICATIONS FOR
FORM-WOUND AIR-CORE ARMATURE WINDINGS IN
HIGH-FREQUENCY ELECTRICAL MACHINES
BY
JACKSON DAVID LENZ
THESIS
Submitted in partial fulfillment of the requirements
for the degree of Master of Science in Electrical and Computer Engineering
in the Graduate College of the
University of Illinois at Urbana-Champaign, Fall 2017
Urbana, Illinois
Adviser:
Associate Professor Kiruba Sivasubramaniam Haran
ABSTRACT
High specific power electrical machines are a key enabling technology in hy-
brid electric aircraft. Specific power can be increased by increasing the ma-
chine’s electrical loading and operating frequency, which often increases the
machine’s operating temperature and requires a strong insulation scheme.
This thesis will explore the insulation scheme implemented in a high spe-
cific power permanent magnet synchronous machine currently being devel-
oped by the Haran Research Group. The insulation, initially developed by
other members of the group, will first be summarized. The machine and drive
system will then be examined in a system context to determine the possibility
of voltage overshoot at the motor terminals caused by a variable frequency
drive along a transmission line. Based on simulation results, recommenda-
tions for future work in the insulation system are made. The remainder of the
thesis will focus on developing a test plan for the existing insulation scheme
through the use of dc hipot testing and impulse winding testing. The work
concludes by appointing successors to continue winding validation and begin
an exploration of accelerated aging behavior in the author’s absence. Appen-
dices provide a step-by-step guide to the impulse winding test and printed
circuit board designs with photographs of windings under test.
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CHAPTER 1
INTRODUCTION
1.1 Background
Air traffic has seen impressive growth in recent years. Air traffic is also a
major contributing factor toward climate change due to the large quantities
of fossil fuels burned and exhausted directly into the upper atmosphere. As
a result, increasing fuel efficiency of air travel has been of recent interest
to the National Aeronautics and Space Administration (NASA). One strat-
egy has been electrification. At present, the energy density of batteries is
still significantly smaller than that of jet fuel, thus making hybrid-electric
propulsion the currently favored strategy. Currently proposed architectures
involve removing the conventional jet turbine and replacing it with an elec-
tric machine. The electric machine will then be supplied using an on-board
high-efficiency turboelectric generator [1].
In addition to energy storage, increasing the specific power of electrical
machines is a critical step toward more electric aircraft. An approach that
has been examined on several occasions is implementing a superconduct-
ing machine, which can achieve remarkably high current and magnetic flux
densities. Creating an environment that is conducive to superconducting,
however, involves cryogenic cooling, a process that is both heavy and expen-
sive. In addition to weight and cost penalties, superconducting machines are
also more prone to catastrophic failure modes, should superconductivity be
lost. For these reasons, a conventional high specific power machine (HSP) is
currently being investigated.
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1.2 Motivation
Figure 1.1: A rendering of the motor presented in [2].
Per NASA’s specifications, the machine must have a specific power of at
least 13.6 kW
kg
and efficiency of at least 96%. At present, the highest specific
power achieved by an air-cooled PMSM is 4.27 kW
kg
, approximately 31.4% of
the targeted density [3]. Increasing specific power of conventional machines
involves decreasing weight by reducing iron and increasing mechanical power
output by raising the machine’s operating speed. Yoon et al. [2] propose a 1
MW high-frequency, high pole count, high-speed, air-core permanent magnet
synchronous machine (PMSM) design intended for electric transportation,
including more electric aircraft. A rendering of the stator of the machine
described is provided in Figure 1.1. The relevant specifications of the motor
are provided in Table 1.1.
Notice in Figure 1.2 that the stator is devoid of iron teeth. This strategy
was adopted in order to further reduce iron weight. The amount, and there-
fore weight, of stator material was also minimized by utilizing newly devel-
oped advanced materials. Several strategies were adopted to maximize power
output. Numerical optimization methods discussed in [2] were employed to
optimize machine sizing. One of the primary findings of optimization was
that increasing machine electrical frequency was an effective method to in-
crease mechanical power output. Consequently, drive switching frequency
increases as well [4].
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Table 1.1: Machine Design Parameters
Metric Value
Rated Power 1 MW
Machine Weight 76.4 kg
Copper Weight 6.36 kg
Specific Power 14 kW·kg−1
Machine Speed 15000 RPM
VLL (RMS) 650 V
Iwind (RMS) 92 A
Maximum Turn-Turn Voltage 153 V
Maximum Turn-Groundwall Voltage 460 V
Copper Current Density (RMS) 18 A·mm−2
Frequency 2.5 kHz
Synchronous Inductance 1.65 µH
Figure 1.2: A closer examination of the stator geometry.
Pulse width modulation (PWM) drives present unique machine design
problems, particularly with respect to winding insulation. A high-frequency
drive subjects winding insulation, both between adjacent turns and from
winding to ground, to large voltage impulses [5]. It is then imperative that
the windings are able to withstand aggressive dV
dt
conditions without encoun-
tering a turn-to-turn, phase-to-phase, or a phase-to-ground short, as all of
these can lead to a complete motor fault.
This thesis will primarily explore the insulation strategy and qualification
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for high-frequency windings. To determine each winding’s resilience to high
frequency impulses, two types of tests are performed. The first of these tests
is the dc high potential (hipot) test, described in IEEE Standard 43-2013:
Recommended Practice for Testing Insulation Resistance of Electric Machin-
ery [6]. The hipot test is performed in order to determine the winding’s
ability to resist groundwall faults by placing an exaggerated voltage across
the winding’s groundwall insulation. The second test is the impulse winding
test (IWT), as outlined in IEEE Standard 522-2004: IEEE Guide for Testing
Turn Insulation of Form-Wound Stator Coils for Alternating-Current Elec-
tric Machines [7]. The operating principle of this test is to apply a sharp,
exaggerated voltage impulse across the winding terminals and then observe
resonance for any changes in winding parameters. These tests will be ex-
plored in further detail in Chapters 3 and 4, respectively.
4
CHAPTER 2
INSULATION DESIGN AND SYSTEM
INTEGRATION CONSIDERATIONS
2.1 Winding Topology
As presented in [8], the first-order machine sizing relation is given by Equa-
tion 2.1.
Pout = ωmVrotorkωKsBgmηgap (2.1)
where ωm, the rotating speed, Vrotor, the rotor volume, Bgm, the magnetic
loading, and Ks, the electric loading, are the first-order determination con-
stants. Machine loss, a second-order factor, is typically related to first-order
functions. The third-order factor, the winding topology, is dictated by wind-
ing patterns, pole-slot relations, and slot geometry. An air-core topology,
illustrated in Figures 2.1 and 2.2, was selected for multiple reasons.
The first of these reasons is that stator material is a major contributing
factor to machine weight. By implementing an air-core design, weight has
been drastically reduced. In addition to weight benefits, the air-core topology
reduces iron losses, thus increasing efficiency, especially at the high frequency
Figure 2.1: A rending of the air-core series winding [9].
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Figure 2.2: A photograph of the air-core series winding.
this machine has been designed to attain. The topology also improves electric
loading capabilities.
Unfortunately, the air-core topology reduces the machine’s magnetic load-
ing capabilities, and therefore synchronous inductance. The low synchronous
inductance becomes interesting when examining the machine at a system
level and a controls level. The lower inductance makes the overall machine,
drive, and electric coupling system more prone to reflection and standing
voltage patterns. It also necessitates an advanced PWM drive in order to
properly control electrical current in the machine.
2.2 Machine Drive Strategy
A traditional two-level inverter would require large output inductors to prop-
erly filter higher order harmonics on account of the machine’s low syn-
chronous reactance. Alternatively, an inverter, discussed in [4], can introduce
an increased number of levels to reduce the amount of total harmonic distor-
tion. An image of a multilevel output with voltage filtering is presented in
Figure 2.3.
The literature also indicates that an increase in the number of levels in-
creases both efficiency and specific power [4]. Unfortunately, increasing the
6
Figure 2.3: Waveforms from 9-level multilever inverter operating at 1 kHz
[4].
number of levels also increases the effective switching frequency seen at the
motor terminals. Additionally, the gallium-nitride (GaN) transistors used
in the inverter have short rise times. While fantastic from an efficiency
standpoint, the increased switching frequency and decreased rise time are
detrimental to insulation lifetime [10]. The decreased rise time also reduces
the critical length of a cable connecting the machine to the drive, introducing
system layout challenges in order to avoid standing voltage waveforms in the
conducting cable. To protect the machine from these potentially damaging
effects, a redundant insulation scheme has been designed and implemented,
as will be discussion in Section 2.3.
2.3 Insulation Strategy
Safety is of critical importance, especially when designing a machine for use
in an aerospace application. When a machine fails catastrophically, the fail-
ure is likely due to insulation failure [11]. The three major types of insulation
faults are turn-turn faults, phase-phase faults, and phase-ground faults. It
is imperative that insulation is sufficient at all three of these interfaces to
prevent failure for a specified lifetime. Of course, determining lifetime is a
7
Figure 2.4: The insulation strategy applied to all windings [9].
non-trivial problem which is dependent on numerous factors, including oper-
ating temperature, operating frequency, voltage, and environmental factors
[12].
2.3.1 Insulation Design
To ensure reliability and resilience to high voltage impulse and ringing, a
redundant insulation scheme was developed and deployed. Each turn is in-
sulated using glass fiber cloth, which provides protection between turns, ad-
jacent windings, and the stator yoke. Nomex insulation encases each bundle
and polyimide insulated the strands inside of each bundle. An image of the
high-level insulation strategy is presented in Figure 2.4. Table 2.1 provides
the dielectric strength of each insulation type as well as its corresponding
breakdown voltage. It should be noted that breakdown voltages are substan-
tially larger than the maximum line-to-line voltage that the machine is likely
to encounter. Having a higher dielectric breakdown voltage helps maximize
the lifetime of each winding, thus reducing downtime and associated main-
tenance costs. In addition to insulation, a ceramic resin is applied between
each turn. This resin further improves the winding’s dielectric capabilities.
A cross sectional microscopy image was obtained by Dr. Andrew Wood-
worth of the NASA Glenn Research Center, shown in Figure 2.5, to determine
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Table 2.1: Insulation Properties
Insulator Type Strand Bundle Turn
Material Polyimide Nomex® Glass Fiber
Thickness (mil) 0.5 5 7
Dielectric
(
V
mil
)
7700 715 430
Breakdown (V) 3850 3580 3000
Insulation Class Class H Class H Class H
Figure 2.5: A microscopic cross sectional view of the winding. Credit: Dr.
Andrew Woodworth, NASA Glenn Research Center.
resin penetration qualities. Notice the excellent resin penetration between
winding turns and bundles. There are, however, air gaps between strands,
although these are of little concern as all strands are nominally at the same
potential. This figure also illustrates that the spacing between turns is ap-
proximately 300 µm.
2.3.2 Thermal Considerations
Despite a redundant insulation scheme, the windings maintain a sufficient
thermal conductivity. The copper of the windings and the ceramic of the
resin have a high thermal conductivity, while the turn, bundle and strand
insulations do not. As a result, the windings tend to dissipate heat more
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effectively axially than radially. Testing has indicated that the effective radial
thermal conductivity of a composite winding assembly is 0.49 W
m·k [9]. Three-
dimensional finite element analysis of the structure has identified a maximum
hotspot temperature of 180 ◦C for a forced air cooling solution [13]. Results
of this analysis were used to determine an appropriate insulation class. Class
H insulation is typically recommended for this operating temperature. If
physical experimentation indicates that hotspot temperatures may exceed
180 ◦C using forced air cooling, oil spray and water cooling options have been
considered. These two cooling solutions, however, are not advantageous due
to the additional weight and volume they will introduce into the system.
2.3.3 Dielectric Considerations
High-frequency PWM drives have been linked to deterioration of insulation
lifetime [14]. The deterioration occurs because each impulse applies stress to
the insulating dielectric. Naturally, a higher frequency implies more stress
events per second. In addition, shorter rise times (more aggressive dV
dt
condi-
tions) cause each stress event to be more damaging. In an effort to enhance
reliability, multiple layers of insulation have been implemented. As can be
observed from Table 2.1, any single level of insulation is more than sufficient
to prevent dielectric breakdown conditions. As insulation ages, however, the
dielectric strength tends to decrease. In addition to reliability and lifetime
enhancements, the strand-level and bundle-level insulations are critical fac-
tors that enforce the litz topology.
For the machine described in [2] to enter production, it is imperative that
a machine-level maintenance and test plan is developed in order to identify
minor faults before they have a chance to manifest in catastrophic failures.
Numerous strategies have been developed to identify potential issues with
electric machines while in operation (online fault monitoring); however, these
strategies have been determined to be outside of the scope of the research
presented in this thesis.
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Figure 2.6: Anticipated insulation lifetime, per IEEE STD 117 and IEEE
STD 101 [15], [16].
2.3.4 Lifetime Considerations
Figure 2.6 illustrates typical insulation lifetime, in the absence of harsh con-
ditions, versus temperature and insulation class. As can be observed, Class
H insulation is anticipated to last for 20,000 hours at 180 ◦C, though this
will likely be shorter due to the nature of the machine’s drive as well as
the environment to which the machine will be exposed in typical operation.
Environmental factors that contribute to insulation lifetime include ambient
temperature, humidity, and air pressure [17]. These environmental factors
are of special importance in this machine because it is intended for use in
an aerospace application. At a cruising altitude of 12 km, air pressure is
approximately 19.7 kPa and temperature is approximately -56.5 ◦C [18].
Lower air pressure is of concern due to the potential for corona discharge
at the machine terminals. Corona discharge is typically not a danger to ma-
chine insulation, though it can be dangerous to the surrounding environment
[19]. The lower air pressure also increases the probability of partial discharge,
in accordance with Paschen’s law [20]. While lower air pressure is a dielec-
tric disadvantage, the lower air temperature is advantageous from a cooling
perspective.
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Figure 2.7: Vab at motor terminals; 1 m cable,
dV
dt inverter
= 10 kV
µs
.
2.4 System Integration Considerations
Energy must be transferred from the drive to the machine. Doing so requires
a transmission line. In accordance with classical transmission line theory,
a portion of transmitted energy will be reflected from the load back to the
transmission line. In addition to reflection, there is also the possiblility of
standing wave patterns emerging at the load [21]. Both of these transmission
line effects have the potential to cause voltage overshoot, an example of which
is shown in Figure 2.7. Higher terminal voltages cause undue stress to the
machine’s insulation, which can negatively impact winding lifetime.
To explore the effect of drive slew rate and transmission line length on
motor terminal voltage, a model of the transmission line was created and
placed between the machine and drive in an existing Simulink control model.
The section containing the drive, dV
dt
filter, transmission line, and machine is
shown in Figure 2.8. The transmission line was modeled using the medium-
length pi model [22]. The developed model is shown in Figure 2.9. The
parameters for this transmission line were obtained by reading several man-
ufacturer’s data sheets for motor feed cabling. The cabling that best fit the
impedance and current requirements for this machine was the Belden©29532
motor feed cable, with parameters shown in Table 2.2.
For the purposes of modeling, the inverter output voltage slew rate was ma-
nipulated by a second-order RLC filter, shown in Figure 2.10. Capacitor and
inductor values determined the filter’s resonant frequency, while the resistor
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Figure 2.8: From left to right: 7-level flying capacitor multilevel inverter,
output voltage filter, transmission line, measurement block, machine model.
Sections irrelevant to system integration considerations have been excluded.
Figure 2.9: Medium-length pi model of the three-phase motor feed cable.
Table 2.2: Electrical Parameters of Belden©29532 Motor Supply Cable
Parameter Value
Inductance 136 nH
ft
dc Resistance 50 µΩ
ft
Conductor-Conductor Capacitance 50 pF
ft
Conductor-Shield Capacitance 90 pF
ft
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Figure 2.10: The RLC filter used in system modeling.
value determined the filter’s damping. Component values and corresponding
slew rates are shown in Table 2.3.
Using these tools, scenarios involving several transmission line lengths and
inverter voltage slew rates were simulated in order to examine the effect
of system topology on machine terminal voltage. The simulation results
are given in Figure 2.11. The vertical line labeled “Illinois Converter” is
the voltage slew rate of the nine-level flying capacitor multilevel inverter
currently under development by the Pilawa research group. This slew rate
was obtained from inverter test data provided by Mr. Christopher Barth of
the group, presented in Figure 2.12.
Figure 2.11 illustrates an interesting feature of the machine in a system
context. If the inverter’s output slew rate is less than approximately 1kV
µs
,
then terminal voltage overshoot will not be observed. This effect indicates
that it may be possible to use a simpler three or five level inverter without
encountering voltage overshoot, which is beneficial from a cost and controls
perspective. In addition, shorter cable lengths have greatly reduced overshoot
effects. If the inverter is placed sufficiently close to the machine, a shorter
cable can be used. With a shorter cable, a lighter, less aggressive filter can
be placed at the inverter output.
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Table 2.3: Resistor, Inductor, and Capacitor Values for all Filters Used in
Cable Modeling
R (Ω) L (nH) C (nF ) Voltage Slew (kV
µs
)
0.5 2000 500 0.5
2 200 550 1.15
2 175 500 1.35
2 150 450 1.55
2 125 400 1.85
2 100 350 2.35
2 75 300 3.10
2 50 250 4.70
2 40 200 5.90
2 30 150 7.80
2 20 100 11.7
2 10 500 22.0
Figure 2.11: Motor terminal voltage for varying cable lengths and voltage
slew rates.
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Figure 2.12: Inverter test data provided by Mr. Christopher Barth.
Top: Filtered inverter output voltage. Bottom: Voltage slew rate.
2.4.1 Potential Insulation Improvement
Investigating the machine in a system context has shown that the insula-
tion system may be overdesigned in consideration of the expected terminal
voltages. Even when exposed to the maximum voltage overshoot, interturn
voltage is well below the 350 V minimum breakdown voltage obtained by the
Paschen curve and Townsend breakdown equation, given in Figure 2.13. At
the cruising air pressure of 19.7 kPa, the minimum breakdown voltage occurs
for a gap of 305 µm, resulting in a field strength of 1.15 kV
mm
.
Overdesigning the insulation with respect to dielectric capability has neg-
ative effects on thermal conductivity, a limiting factor in this machine. By
removing the layer of glass fiber insulation, radial thermal conductivity can
be increased, thus allowing for higher slot current densities. Higher slot cur-
rent densities, in turn, allow for higher electrical loading and an overall higher
power output.
Before conclusively recommending the removal of the glass fiber insula-
tion, age testing of the windings must be investigated. It is critical that the
removal of this layer of insulation does not greatly reduce winding reliability.
Accelerated age testing has been determined to be outside of the scope of this
work; however, a test plan is currently being developed with other members
of the Haran Research Group.
16
Figure 2.13: The Paschen curve for several dielectric materials, reproduced
from [20].
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CHAPTER 3
THE DC HIGH POTENTIAL TEST
3.1 Standards and Their Application
The dc high potential (hipot) test is performed by applying a large dc volt-
age across the winding’s groundwall resistance. The purpose of this test is
to check the turn-groundwall insulation for any imperfections that may end
up compromising the motor. Imperfections may be a result of manufactur-
ing the litz wire itslef or a result manufacturing a completed winding. For
form-wound armature windings, the testing parameters are defined by IEEE
Standard 43-2013: IEEE Recommended Practice for Testing Insulation Re-
sistance of Electric Machinery [6]. For this test, there are two important
qualifications that must be met. First, from Table I of IEEE STD 43, the
test voltage for machines rated under 1000 V, the test voltage should be at
least 500 V [6]. After discussion with the NASA team, a higher test voltage
of 1000 V has been agreed upon. Secondly, there are a number of currents
that are generated during the hipot test. The first of these currents is the
leakage current, which is the current that escapes from inside the winding
through the groundwall insulation. This is the current that is typically of
interest when conducting the hipot test. The other major current that is
observed is capacitive current that is present only while the winding’s intrin-
sic capacitance is being charged. This capacitance occurs between turns and
across the groundwall. Because this current is caused by capacitive effects
within the winding, it will dissipate to zero after some time. Minor cur-
rents that are present are the conductance current and absorption current.
The capacitance current, while initially large, typically dissipates in under a
minute. The conductance current is typically considered to be so small that
it is negligible. The absorption current, while smaller than the capacitance
current, takes longer to dissipate, typically over two minutes for modern in-
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sulation systems. For these reasons, the hipot test should be applied for at
least one minute before obtaining measurements to ensure accuracy.
To enhance contaminant testing abilities, a quantity called the polarization
index (P.I.) is defined. From [6], the P.I. is defined as
P.I. =
R60s
R30s
(3.1)
Where P.I. is the polarization index, R60s is the groundwall insulation mea-
sured after one minute, and R30s is the groundwall insulation measured after
30 seconds. The polarization index provides insight into how quickly the
capacitive current elements decay. Quickly decaying capacitive current ele-
ments, indicated by a low polarization index, show an introduction of con-
taminating non-dielectric foreign material between the winding copper and
the groundwall. The windings under test have a recommended minimum P.I.
of 1.25, per [6]. If the groundwall insulation is outside of the device’s testing
range, 100 GΩ, P.I. will not be calculated. In addition, if any measurement
indicates an insulation resistance less than 20 MΩ, the test concludes.
Because the hipot test is capable of detecting insulation contamination,
this test should be applied to both individual windings prior to placement in
the machine as well as after placement into the machine to ensure a successful
fit. Machine-level testing should be performed between all phases and ground
reference. This ensures that windings with preexisting faults are not placed in
the motor and that there are no faults introduced by poor winding placement.
In both testing instances, an acceptable reading is a groundwall resistance
that is at least 20 MΩ and a polarization index that is at least 2.0 for this
particular winding architecture. Machine level testing is to be included in
a machine level test plan and careful historical data is to be recorded. In
addition to lower limits on both resistance and polarization index, issues
such as contamination can be observed as a large decrease in either of these
parameters between consecutive tests.
3.2 Test Procedure
Currently, there are several commercially available hipot testing devices.
These devices are commonly sold under the trade name of Megger®. The de-
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Figure 3.1: A winding undergoing dc hipot test.
vice that best suited the needs of this project was the Megger®MIT420-EN
Insulation Tester. This tester is capable of testing windings with a ground
resistance of up to 100 GΩ and is capable of applying a test voltage of up to
1000 V. A photograph of a winding under test is shown in Figure 3.1.
The test is carried out by placing the device under test (DUT) onto a
conductive copper plate. Then, the positive terminal of the tester is con-
nected to both winding terminals and the negative terminal of the tester is
connected to the copper plate. The tester is then set to the 500 V test mode
and allowed to run for one minute with resistance readings taken every 15
seconds. This test is repeated for both the top and bottom side of the active
region for each series winding that is manufactured.
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CHAPTER 4
THE IMPULSE WINDING TEST
4.1 Standards and Their Application
The impulse winding test (IWT) is performed by applying a voltage impulse
across the terminals of the DUT. The purpose of this test is to check the
turn-turn insulation for any imperfections that may compromise the motor.
Similar to the hipot test, imperfections may be a result of manufacturing
the litz wire or the glass fiber insulation or as a result of manufacturing a
completed winding. For form-wound armature windings, the testing param-
eters are defined by IEEE Standard 522-2004: IEEE Guide for Testing Turn
Insulation of Form-Wound Stator Coils for Alternating-Current Electric Ma-
chines [7]. The standard states that due to the wide variety of applications for
electric machines, the waveform characteristics presented are to be used as a
reference and that a test plan should be agreed upon between manufacturer
and end user. The standard also presents an alternative test envelope.
The alternative test envelope quantifies two important specifications:
VT ≥ 2U1
Tr ≤ 100 ns
(4.1)
where
U1 =
√
2√
3
VLL,RMS (4.2)
which is the peak line-to-neutral voltage that a winding will experience.
As recommended by the alternative test envelope, the test of this particular
machine’s windings will be limited to 1.2 kV, which is approximately 2.25U1
and in accordance with the standard set forth by IEEE 522. Higher voltages
are not being tested because this machine’s application in aircraft means that
it is not likely to have to withstand lightning strikes or other abnormally high
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voltages. Higher voltage testing also places undue stress on the insulation,
which may either shorten lifetime or cause outright failure on the teststand.
This test plan was approved on a conference call with the NASA team on
March 6th, 2017, as the standard dictates.
The IWT can be conducted in two ways. The first test method is to test
two windings simultaneously. This method, however, is undesirable for the
windings being tested due to the low inductance. Testing two windings si-
multaneously will further reduce the apparent inductance, thus increasing the
rise time of the voltage wavefront and sending the test outside of prescribed
specifications.
The second test method is a self-comparative test method. This method
does not reduce the equivalent inductance and keeps the test within the
specified boundaries. Because there is no nominally identical comparison for
each impulse, the test should first be performed at a voltage far below the
final test voltage, called the reference voltage. The research presented in this
thesis has used a reference voltage of 800 V. This voltage has been found
to have a similar shape to that of the test voltage but is not high enough
to expose any latent insulation faults. It is therefore ideal because it will
not have drastically different parameters under normal conditions, though
it is exceedingly unlikely to induce insulation faults on its own. A detailed
description of the test procedure and results table can be found in Appendix
A.
In addition to self-comparison, the values obtained after each IWT will
be compared to the values obtained for all windings of the same phase. If a
winding is found to have drastically different parameters, it will be discarded,
even if it has passed the self-comparative test. This second stage of testing
ensures that all windings of the same phase will be nominally identical, thus
reducing the probability of a motor fault or undesirable electromechanical
interactions.
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C0
+
−
V0
Rlump
L0
Figure 4.1: A simple RLC circuit with a precharged capacitor.
1
sC0
−+ Vos
sL0
Rlump
V
Figure 4.2: Laplace-domain representation of the circuit in Figure 4.1.
4.2 Circuit Theory and Mathematical Analysis
Techniques
4.2.1 The RLC Circuit and Transfer Function
One of the most observable qualities of an interturn insulation fault is a
drastic reduction in inductance. It is possible that a fault will also cause a
change in series resistance, though this reduction is typically not as drastic.
Insulation faults may only present themselves under extreme voltage stress,
which may allow imperfect windings into the machine if the initial voltage
step’s dV
dt
is not large enough.
A high dV
dt
can be applied by using a precharged capacitor. In addition,
if free resonance is allowed, the capacitor and winding will form a resistor-
inductor-capacitor (RLC) circuit, as shown in Figure 4.1 and transformed
into the Laplace domain in Figure 4.2. The transfer function with respect to
the voltage across the winding can be shown to be that of Equation 4.3.
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VL
V0
=
sL0C0
s2L0C0 + sRlumpC0 + 1
=
sL0C0(
s+
Rlump
2L0
+
√
R2lump
4L20
− 1
L0C0
)(
s+
Rlump
2L0
−
√
R2lump
4L20
− 1
L0C0
) (4.3)
The system has two complex poles, −Rlump
2L0
±
√
R2lump
4L20
− 1
L0C0
, and a single
zero at the origin. Provided that
2
√
L0
C0
≥ Rlump
is true, at a qualitative level, the general time domain output of this transfer
function should be cosinusoidal, with a frequency of
ω =
√
R2lump
4L20
− 1
L0C0
and decay exponentially with exponential decay rate
α =
Rlump
2L0
It can be determined by inspection that any change to Rlump, L0, or C0
will cause changes to the resonant frequency, exponential decay rate, and,
consequently, overall waveshape. Assuming that C0 cannot change during
circuit operation and that Rlump has been left deliberately small, then a
change in inductance will be detectable as a change in resonant frequency,
decay constant, and overall waveshape.
Assume, now, that an inductor-capacitor (LC) circuit is constructed, where
the only resistance present is due to non-ideal components. This concept is
illustrated in the Laplace domain in Figure 4.3. Vo is the capacitor bank’s ini-
tial voltage, C is the capacitance of the capacitor bank, Rtrace is the lumped
resistance of the PCB, solder connections, and DUT lugs, Rwind is the wind-
ing’s DC resistance, and Lwind is the winding’s inductance. Vwinding is repre-
sented as a voltmeter in Figure 4.3.
For the time being, switching components of the circuit will be modeled
24
as ideal in order to further explore the mathematical principles behind the
developed hardware, which will be explored in Section 4.4. Using techniques
similar to those employed to determine Equation 4.3, the transfer function
of the observed winding voltage can be written as in Equation 4.4.
Vwinding
V0
=
(
sCL+ CRwind
s2LC + sC (Rtrace +Rwind) + 1
)
=
sCL+ CRwind(
s+ Rtrace+Rwind
2L
+ ω
) (
s+ Rtrace+Rwind
2L
− ω)
ω =
√
(Rtrace +Rwind)
2
4L2
− 1
LC
(4.4)
The transfer function obtained is similar to that in Equation 4.3; however,
the resonant frequency and exponential decay constant have subtly changed,
as shown in Equations 4.5 and 4.6, respectively.
ω =
√
(Rtrace +Rwind)
2
4L2
− 1
LC
(4.5)
α =
Rtrace +Rwind
2L
(4.6)
From Equations 4.5 and 4.6, it can be clearly seen that a change in either
Rwind or L will drastically affect Vwinding. Rtrace and C are to be considered
unchangeable as they are parameters that are inherent to the external circuit.
To verify the mathematics developed in the preceding paragraphs, an ex-
ample for a single turn-to-turn fault was written using Matlab. The system
1
sC
−+ Vos sLwind
Rwind
Rtrace
V
Figure 4.3: Laplace-domain representation of a physical LC circuit where
PCB resistance and winding resistance have been separated.
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Figure 4.4: Time-domain plots of resonance in a healthy winding and a
winding containing a complete single-turn fault. Rfault = 0 Ω; Fault
Location: Turn 1.
Table 4.1: System Parameters Before and After an Interturn Fault Event:
Rfault = 0 Ω; Fault Location = Turn 1
Parameter Before Fault Event After Fault Event
L 6.16 µH 4.33 µH
Rwind 13.2 mΩ 10.8 mΩ
Rtrace 250 mΩ 250 mΩ
V0 1100 V 1100 V
C 55 nF 55 nF
parameters before and after a complete single interturn fault are presented in
Table 4.1. The time-domain results are presented in Figure 4.4. Notice the
immense increase in both frequency and damping ratio, presented in Table
4.3. Error-to-area ratio (EAR), discussed in detail in Section 4.2.3, is also
presented in Table 4.3. A less drastic fault is illustrated in Figure 4.5 with
parameters presented in Table 4.2. The resonant frequencies, exponential
decay constants, and EAR are presented in Table 4.4.
4.2.2 The Effect and Detectibility of a Turn-Turn Short
This subsection will derive a closed-form expression for the series impedance
of a winding with a fault of specified impedance. To simplify calculation,
it will be assumed that there is no capacitance between winding turns and
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Figure 4.5: Time-domain plots of resonance in a healthy winding and a
winding containing a partial single-turn fault. Rfault = 100 Ω; Fault
Location: Turn 1.
Table 4.2: System Parameters Before and After an Interturn Fault Event:
Rfault = 100 Ω; Fault Location = Turn 1
Parameter Before Fault Event After Fault Event
L 6.16 µH 5.94 µH
Rwind 13.2 mΩ 43.2 mΩ
Rtrace 250 mΩ 250 mΩ
V0 1100 V 1100 V
C 55 nF 55 nF
Table 4.3: Resonant Frequency, α, and EAR:
Rfault = 0 Ω; Fault Location = Turn 1
Parameter Before Fault Event After Fault Event
Frequency 273.4 kHz 393.8 kHz
α 21364 s−1 45421 s−1
EAR — 206.2%
Table 4.4: Resonant Frequency, α, and EAR:
Rfault = 100 Ω; Fault Location = Turn 1
Parameter Before Fault Event After Fault Event
Frequency 273.4 kHz 278.5 kHz
α 21364 s−1 24681 s−1
EAR — 93.8%
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that only one fault will occur at a time. The capacitance between turns of
a winding is so small that it is considered to be negligible. If multiple faults
occur simultaneously, they will only serve to further change the winding
parameters. This analysis can then be thought of as a minimum deviation
analysis.
To begin, consider a fault across the third turn of a winding. The current
flowing through the winding can be written as
i3 = i2 − if (4.7)
where i3 is the current through turn three, i2 is the current through turn
two, and if is the current through the fault. Also consider the fact
i1 = i2 = i4 = i5 = i6 = Iin (4.8)
where in is the current through turn n and Iin is the current flowing through
the winding’s main terminals. The quantity if can also be written as
if =
V3
Zf
(4.9)
where Zf is the fault impedance and V3 is the voltage across the third turn,
which is the sum of the voltage dropped across the coupled inductor and
series resistance, written as
V3 = VL3 + i3R = jωL(i1 + i2 + i3) + i3R (4.10)
where R is the series resistance of a single turn, ω is the frequency, in rad
sec
, of
Iin, and L is the series inductance of a single, uncoupled turn. Substituting
portions of Equation 4.8 into Equation 4.10 yields
V3 = jωL(2Iin + i3) + i3R (4.11)
Substitution of Equation 4.11 into Equation 4.9 yields
if =
jωL(2Iin + i3) + i3R
Zf
(4.12)
Equation 4.12 can now be substituted into Equation 4.7 and rearranged to
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present a final equation for i3 in relation to Iin.
i3 = Iin
Zf − 2jωL
Zf + jωL+R
(4.13)
The voltage drop across an entire series winding can be written as
Vin = 3jωL(i1 + i2 + i3) +R(i1 + i2 + i3)
+ 3jωL(i4 + i5 + i6) +R(i4 + i5 + i6)
= 3jωL(2Iin + i3) +R(2Iin + i3) + 9jωLIin + 3RIin
(4.14)
Substituting Equation 4.13 into Equation 4.14 presents the expression
Vin = (3jωL+R)
(
Iin
(
2 +
Zf − 2jωL
Zf +R + jωL
))
+ 9jωLIin + 3RIin
(4.15)
Defining the equivalent series impedance of the winding, Zw to be
Zw =
Vin
Iin
= (3jωL+R)
(
2 +
Zf − 2jωL
Zf +R + jωL
)
+ 9jωL+ 3R
= 15jωL+ 5R +
jωL(3Zf − 2R) + 6ω2L2 + ZfR
Zf +R + jωL
(4.16)
yields an expression for Zw as a function of frequency, single turn inductance,
single turn resistance, and fault impedance. It should be noted that the
literature indicates that interturn faults are typically modelled as simply a
resistance between the faulted turns [23]. This thesis, however, will explore
the effects of any potential stray inductance or capacitance in the fault path.
To explore the effect of varying fault impedance on winding parameters in
operation, a Matlab script was used to plot winding resistance and inductance
versus fault impedance at 2.5 kHz. These plots are presented in Figures 4.6-
4.14.
Important qualitative conclusions can be drawn from these figures. Refer-
ring to Figure 4.6, it can be seen that low resistance faults will cause a 150%
increase in equivalent series resistance. Low resistance faults will also reduce
equivalent series inductance by approximately 50%. Higher resistance faults,
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Figure 4.6: The equivalent series resistance and inductance of winding
containing a purely resistive fault operating at machine frequency.
however, have only a small effect on winding parameters, nearly returning
to typical parameters for faults greater than 300 mΩ. It is still important
to implement on-line fault monitoring algorithms, however, because a low-
resistance fault is prone to high power dissipation and, therefore, to localized
hotspots, which will cause rapid insulation deterioration [24]. In addition,
the faulted turn acts as an autotransformer, with a current up to two times
greater than the currents flowing through the non-faulted turns.
Figure 4.7 reveals that an inductive fault always decreases equivalent se-
ries inductance and can either decrease or increase equivalent series resistance
depending on magnitude. It should be noted, however, that inductive-type
faults are unlikely to occur due to the form-wound, air-core winding topol-
ogy. In the event that an inductive fault does manifest, it is likely to be of
extremely small magnitude.
Figure 4.8 displays an interesting quality: the winding’s parameters show
little variation with capacitance. This is encouraging, as capacitance between
turns is likely to vary with many parameters, such as temperature or amount
of resin between the adjacent turns.
Figures 4.9-4.14 display a winding’s parameters for RL and RC type faults.
The information gained from these figures further reinforces the notion that
variations in capacitance will have only small effects on winding performance.
The data also indicate that these windings are largely fault-tolerant, with the
exception of weld-type faults.
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Figure 4.7: The equivalent series resistance and inductance of winding
containing a purely inductive fault operating at machine frequency.
Figure 4.8: The equivalent series resistance and inductance of winding
containing a purely capacitive fault operating at machine frequency.
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Figure 4.9: A winding’s equivalent series inductance for various RL-type
faults when operating at machine frequency.
Figure 4.10: A more detailed view of a winding’s equivalent series
inductance for various RL-type faults when operating at machine frequency.
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Figure 4.11: A winding’s equivalent series inductance for various RC-type
faults when operating at machine frequency.
Figure 4.12: A winding’s equivalent series resistance for various RL-type
faults when operating at machine frequency.
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Figure 4.13: A more detailed view of a winding’s equivalent series
resistance for various RL-type faults when operating at machine frequency.
Figure 4.14: A winding’s equivalent series resistance for various RC-type
faults when operating at machine frequency.
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Figure 4.15: The exponential decay constant observed during the IWT of a
winding containing a purely resistive fault.
The IWT is most capable of detecting changes in resonant frequency and
exponential decay constant. For this reason the resonant frequencies and
exponential decay constants for various fault conditions have been plotted in
Figures 4.15-4.28.
Figures 4.15 and 4.16 reveal that even minor resistive faults in insulation
will be detectable with the IWT. For faults with resistance less than 10 Ω,
there will be an extremely large increase in exponential decay constant and
for faults with resistance less than 5 Ω there will be a noticeable increase
in resonant frequency. Recall from Figure 4.6 that faults with resistance
greater than 0.35 Ω have a negligible impact on winding performance. It can
then be concluded that the IWT is suitable for detecting all resistive faults
that may have detrimental impacts on machine performance. Figure 4.17
through Figure 4.20 show similar trends in detectability for purely inductive
and purely capacitive faults as well, with Figure 4.21 through Figure 4.28
illustrating detectability for RL and RC type faults.
4.2.3 Waveform Analysis Techniques
The developed test procedure uses three analysis techniques to ensure that
windings with weakened insulation are not used in the final machine assem-
bly. The three analysis techniques are error-to-area ratio (EAR) analysis,
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Figure 4.16: The resonant frequency observed during the IWT of a winding
containing a purely resistive fault.
Figure 4.17: The exponential decay constant observed during the IWT of a
winding containing a purely inductive fault.
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Figure 4.18: The resonant frequency observed during the IWT of a winding
containing a purely inductive fault.
Figure 4.19: The exponential decay constant observed during the IWT of a
winding containing a purely capacitive fault.
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Figure 4.20: The resonant frequency observed during the IWT of a winding
containing a purely capacitive fault.
Figure 4.21: The exponential decay constant observed during the IWT of a
winding containing an RC-type fault.
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Figure 4.22: A more detailed view of the exponential decay constant
observed during the IWT of a winding containing an RC-type fault.
Figure 4.23: The resonant frequency observed during the IWT of a winding
containing an RC-type fault.
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Figure 4.24: A more detailed view of the resonant frequency observed
during the IWT of a winding containing an RC-type fault.
Figure 4.25: The exponential decay constant observed during the IWT of a
winding containing an RL-type fault.
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Figure 4.26: A more detailed view of the exponential decay constant
observed during the IWT of a winding containing an RL-type fault.
Figure 4.27: The resonant frequency observed during the IWT of a winding
containing an RL-type fault.
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Figure 4.28: A more detailed view of the resonant frequency observed
during the IWT of a winding containing an RL-type fault.
resonant frequency shift analysis, and exponential decay constant analysis.
Each of these techniques analyzes different aspects of the waveform to fully
ensure that no winding with weakened insulation is placed in the final build
of the machine.
EAR is a commonly used waveform analysis technique for comparing sim-
ilarity between oscillating functions. EAR is a comparison of the functional
values of two waveforms at the same point in time, therefore quantifying a
change in general waveshape. If and only if two waveforms are identical,
they will have an EAR of 0%. Waveforms that are dramatically different
can have an EAR greater than 100%. Due to system noise and imperfect
acquisition systems, EAR up to approximately 10% is typically considered
acceptable. EAR analysis is useful for IWT as it is an effective method
to characterize more subtle changes in waveshape due to partial discharge
events. These small events are often missed by decay constant and frequency
analysis. EAR is also effective in further identifying changes in resonant
frequency, and exponential decay constant. EAR is calculated by Equation
4.17.
EAR =
∑
i |Vtest(i)− Vref(i)|∑
i |Vref(i)|
(4.17)
where Vtest(i) is the voltage across the terminals of the device under test
at index i and Vref(i) is the voltage across the terminals of the reference
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waveform at index i.
Resonant frequency shift analysis examines a damped sinusoid’s period for
change between successive tests. As has been examined in the preceding
sections, a fault will cause the winding’s equivalent series resistance and in-
ductance to change. This analysis technique is useful for quickly determining
if any major faults are present. Likewise, exponential decay constant anal-
ysis examines how quickly a waveform decays for the same changes. These
changes can also be detected by EAR; however, frequency shift and decay
constant analysis can provide additional insight into the damaged winding’s
characteristics.
4.2.4 Validation of Winding Analysis via SPICE Simulation
To ensure that the behavior of a faulty winding is being properly captured by
Equation 4.16, a model of a single form-wound winding was constructed using
Linear Technology’s LTSpice XVII software. The form-wound construction
of the winding easily lends itself to this modeling, as all turns are symmetrical
and oriented on top of each other with tight mechanical tolerances. Because
a model is now being constructed, it is worthwhile to include the effects
of capacitance between turns. It is also worthwhile to explore the effect of
fault location on equivalent series resistance and inductance. An image of
the model with a high impedance interturn fault across Turn 1 is presented
in Figure 4.29. The resonant frequency is detected by observing the time
between consecutive maxima and the exponential decay constant is calculated
by Equation 4.18.
α = f ln
x1
x2
(4.18)
where x1 and x2 are any two consecutive maxima and f is the resonant
frequency of the waveform. The values for resonant frequency and α observed
for multiple fault resistances will be compared across the circuit simulation
and mathematical model previously developed to validate accuracy of the
mathematical model.
As can be observed in Figure 2.1, the windings are manufactured as series
pairs, each consisting of three turns. With this information in hand, the fol-
lowing steps were taken to determine what values to use for the model. First,
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series inductance and series resistance of a healthy series winding were taken
using a precision RLC meter. A healthy winding had a series inductance of
6.00 µH and a series resistance of 13.2 mΩ. The per-turn inductance was
calculated by the following formula:
Lturn =
Lseries
2N2
where Lturn is the inductance created by a single turn, Lseries is the series
inductance of a complete winding, and N is number of turns. This formula
was developed assuming no coupling between the two portions of the series
pair, which is accurate when the series winding is held in air. The per-
turn resistance was calculated by dividing series resistance by 2N , effectively
distributing the resistance across the entirety of the winding. The series
capacitance was small enough such that it could not be accurately charac-
terized by the available equipment, so capacitance has been assumed. It is
likely that interturn capacitance is significantly smaller in an actual winding,
further reducing the influence of capacitance.
The data presented in Table 4.1 is now used to verify the Laplacian model.
For several fault resistances, the winding parameters will be used in Equation
4.3 and simulated in Matlab to calculate the IWT output for a specified fault
condition. In order to compare the developed mathematical model with true
circuit performance, a winding with an introduced fault will be placed in a
circuit with an ideal switch, trace resistance, and precharged capacitor, as
in Figure 4.29, to simulate the impulse test. This comparison will continue
to demonstrate the observable differences between the waveform of a healthy
winding and a damaged winding as well. The resonant frequency and ex-
ponential decay constant have been compared to calculated results and to
the values obtained with the Matlab Laplacian simulation. The data of this
experiment is presented in Table 4.5. The results indicate two important
qualities. First, the exponential decay constant and resonant frequency ob-
served during the IWT are independent of fault location. Additionally, the
second order mathematical model developed to represent a winding under
fault conditions accurately represents a winding’s true fault characteristics.
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Figure 4.29: A simulation of the IWT to observe f and α for various fault
conditions.
Table 4.5: Comparison of LTspice XVII Circuit Simulation Against Matlab
Transfer Function Simulation
Location Fault
α (s−1) f (kHz)
Matlab SPICE Error Matlab SPICE Error
None ∞ 22045 22048 0.013% 278.21 278.23 0.00719%
Turn 1 0 Ω 45421 44901 -1.16% 393.79 392.60 -0.302%
Turn 1 10 Ω 47439 47223 -0.455% 278.58 278.05 -0.190%
Turn 1 100 Ω 24679 24537 -0.575% 278.42 277.86 -0.201%
Turn 2 0 Ω 45421 44904 -1.14% 393.79 392.58 -0.307%
Turn 2 10 Ω 47439 47240 -0.419% 278.58 278.13 -0.162%
Turn 2 100 Ω 24679 24537 -0.575% 278.42 277.86 -0.158%
Turn 3 0 Ω 45421 44904 -1.14% 393.79 392.58 -0.307%
Turn 3 10 Ω 47439 47167 -0.573% 278.58 277.68 -0.323%
Turn 3 100 Ω 24679 24536 -0.579% 278.42 277.86 -0.201%
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4.3 Existing Hardware
Currently, there are several commercially available impulse test devices. These
devices, however, are not suited to this particular application. Many devices,
such as the device presented in [25], are incapable of testing windings with
inductance below approximately 10 µH. Because the windings used in this
motor have an inductance of roughly 6 µH, these devices are unsuitable.
The devices are also unable to reach the 1065 V minimum test voltage to
satisfy the IEEE 522-2004 standard. In addition to being unable to meet the
minimum test parameters, many commercial testers do not provide as many
methods of waveform analysis. Some testers only use EAR comparison. EAR
is suitable for detecting major differences between windings, though minor
changes may be lost in sampling noise and allow damaged windings to be
placed in the assembled machine.
4.4 Circuit Designed for the Execution of the Impulse
Winding Test
Previously in this work, the IWT has been examined from an ideal point of
view with a simple voltage-controlled mechanical switch. Figure 4.30 shows
the complete circuit with solid state switches and triggering mechanism. The
circuit functions similarly to the ideal case that has been previously studied.
The winding under test is placed in series with a precharged capacitor and a
solid state switch. When proper voltage is applied to the switch’s gate, the
switch enters conduction and resonance is observed. The following subsec-
tions will describe the design process as well as troubleshooting and safety
procedures.
4.4.1 Thyristor Device Selection
The high voltage and currents demanded by the IWT introduced several chal-
lenges. Mechanical contactors are prone to bouncing and must be physically
large to accommodate the high voltages and currents that the IWT demands.
In addition, current must be allowed to flow in both directions, thus eliminat-
ing familiar unidirectional switches such as BJTs, MOSFETs, and IGBTs.
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Figure 4.30: The circuit developed to execute the IWT.
An anti-parallel diode will not solve the problem because the circuit will then
have non-symmetric behavior depending on direction of current flow. These
constraints began to point to a TRIAC as the solution.
The high voltages and currents necessitate robust switches to ensure test
repeatability. The switch must have a blocking voltage of at least 1065 V
and be able to conduct currents up to 100 A for short periods of time. After
examining several candidates and their corresponding data sheets, STMi-
croelectronics’ TPDV 1240RG TRIAC was selected for its 1200 V blocking
voltage, 1.4 V forward voltage, 590 A maximum non-repetitive current, and
100 A
µs
commutation speed, thus enabling a high-voltage, high-current, rapid-
rise impulse test device.
4.4.2 Impulse Capacitor and Triggering Mechanism
Recall Equation 4.5, the formulation of resonant frequency for the RLC cir-
cuit. The change in resonant frequency with respect to change in impulse
capacitance, dω
dC
, assuming 1
LC
 (Rtrace+Rwind)2
4L2
, is given in Equation 4.19.
dω
dC
= − 1
2
√
LC3
(4.19)
For smaller values of C, the frequency shift will become significantly more
pronounced, thus lowering the probability that damaged windings are labeled
as acceptable. The capacitor must also be rated to a voltage of at least 1065
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V and be able to deliver large currents without risking a thermal failure. The
Kemet R76UR32204030J 220 nF capacitor has been selected for its small ca-
pacitance with tight tolerance and low dissipation factor, high voltage rating,
and high maximum current rating. To further reduce device parameter drift
due to high voltage conditions and total impulse capacitance, four of these
capacitors are placed in series to produce a 55 nF capacitor bank rated to
8000 V.
TRIACs have four potential triggering modes. The most sensitive of these
modes is the one in which a positive voltage is applied from the reference
terminal, MT1, to the main terminal, MT2, and a positive voltage is ap-
plied from the reference terminal to the gate terminal. This function is
accomplished with a small storage capacitor, bootstrap resistor, and sec-
ondary triggering TRIAC. This subcircuit is in place to electrically isolate
the operator from the high voltage present in the IWT. When the triggering
TRIAC is activated, the storage capacitor is allowed to discharge into the
main TRIAC’s gate, beginning the test.
The triggering TRIAC is activated by a mechanical switch which is actu-
ated by the operator. To ensure reliable operation and avoid any potential
mechanical switch bouncing effects, a parallel RC debouncing circuit has been
placed before the TRIAC gate. In addition, a 20 Ω current limiting resistor
has been placed in series with the gate to prevent damaging over-current
conditions at the gate.
4.4.3 Verification of Test Function
To verify the theory previously developed as well as the function of the hard-
ware built, three windings were initially tested. One of these windings was
known to be healthy, and was used as the reference. The second of these
windings was of unknown quality and the third was manufactured with de-
liberately weakened turn insulation, courtesy of the Haran Research Group.
The results of this verification are presented in Figure 4.31.
Figure 4.31 is quantified in Table 4.6. Moreover notice how the unknown
winding, determined to be of sufficient quality for use in the machine, over-
laps with the reference to the point of being nearly indistinguishable. This
is quantified in the EAR measurement between the reference and healthy
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Figure 4.31: Voltage waveforms generated by a known healthy winding, a
winding of unknown quality, and a deliberately weakened winding.
waveforms.
Comparing the results presented in Table 4.6 to those in Figure 4.15, it can
be observed that the values of the exponential decay constant observed in
this test are quite different from those observed in the mathematical model.
This is due to the fact that the lumped resistance of the PCB is not necessar-
ily equal to the lumped resistance used in the model. It is also possible that
the lumped resistance of the PCB changes with the room’s ambient temper-
ature and the quality of the connection between the PCB and the winding
under test. The important observation, however, is that the frequency and
exponential decay constant see large increases when the winding under test
has sustained damage to the insulation. The EAR also increases by orders
of magnitude compared to that observed while testing a healthy winding.
The values of the resonant frequency, however, do closely align with those
predicted in Figure 4.16. This is because the resonant frequency is due
exclusively to the winding parameters and the impulse capacitance. Reso-
nant frequency is mostly independent of PCB parameters, excluding PCB
inductance and capacitance. PCB inductance and capacitance are orders
of magnitude smaller than those of the winding under test and the impulse
capacitance, thus mitigating these parasitic effects.
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Table 4.6: Quantification of Figure 4.31
Quantity Reference Acceptable Faulty
Frequency (kHz) 283.16 283.06 382.50
α (s−1) 63339 63686 72315
EAR — 0.613% 186.16%
4.4.4 Common Troubleshooting
Due to the stressful operating conditions the circuit endures during each
test, it is not unusual for the primary TRIAC to sustain a short-circuit
failure during a test. There are two indicators of short-circuit failure. One
of these is an abnormally high current from the high-voltage power supply.
The second indicator of short-circuit failure is an abnormally low voltage
drop across the terminals of the TRIAC. This issue is resolved by simply
replacing the failed TRIAC.
It has also been observed that the intense magnetic fields generated by the
test may permanently damage the mechanical switch the operator actuates.
This failure mode is observed by a consistent current draw from the low-
voltage power supply, even with operator switch not pressed. As with TRIAC
failure, the issue is best resolved by replacing the switch.
If the high-voltage power supply is not behaving as expected with the
operator control knobs, please refer to Appendix A for proper connection
instructions. It is also advised to double-check the position of all master
enable switches before applying power to the IWT equipment or attempting
to test a winding. The low-voltage power supply’s output should also be
enabled. Failure to do so will prevent proper triggering of the test circuit.
4.4.5 Best Practices for Operator Safety
This test is a high voltage, high current test. It is therefore essential that the
operator has received proper training before commencing the test. The test
circuit is not to be operated without a device under test attached to the main
copper lugs, nor is it to be operated without the protective enclosure in place.
Be mindful of the high-voltage power supply and ensure that the operator is
aware of the output terminal’s location before powering up the high-voltage
power supply. It is also advised to use only the one-handed method while
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manipulating the circuit and to ensure that all current and voltage has been
dissipated before doing so. To further mitigate the risk of injury, it is advised
that the operator never use the test circuit without at least one person in
the lab. To maximize safety, the operator should always work directly with
another person to ensure proper operation and to double-check all actions
taken.
For a complete list of safe operating procedures, be sure to follow the
instructions laid forward in Appendix A for each test, regardless of familiarity
with the test procedure.
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CHAPTER 5
EXPERIMENTATION AND RESULTS
At the time of writing, five windings have been subjected to dielectric test-
ing. The results of testing will be presented in the following sections. The
windings are first subjected to dc hipot testing in order to determine whether
it is safe to perform the IWT. If a winding passes dc hipot testing, the IWT
is performed.
In addition to self-comparison, the IWT results of each winding will be
compared to the test results of the set of all windings of the same phase.
This set-comparison method serves to minimize variation between windings
in the finished machine.
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5.1 Hipot Testing Results
Tables 5.1-5.9 show the hipot test results for all windings tested.
Table 5.1: Hipot Test: Phase A; Winding 3
Face 15s (GΩ) 30s (GΩ) 45s (GΩ) 60s (GΩ) P.I.
(
R60s
R30s
)
Yoke Side >100 >100 >100 >100 N/A
Airgap Side >100 >100 >100 >100 N/A
Result PASS
Table 5.2: Hipot Test: Phase A; Winding 4
Face 15s (GΩ) 30s (GΩ) 45s (GΩ) 60s (GΩ) P.I.
(
R60s
R30s
)
Yoke Side >100 >100 >100 >100 N/A
Airgap Side >100 >100 >100 >100 N/A
Result PASS
Table 5.3: Hipot Test: Phase A; Winding 5
Face 15s (GΩ) 30s (GΩ) 45s (GΩ) 60s (GΩ) P.I.
(
R60s
R30s
)
Yoke Side 0.00 N/A N/A N/A N/A
Airgap Side N/A N/A N/A N/A N/A
Result FAIL
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Table 5.4: Hipot Test: Phase B; Winding 3
Face 15s (GΩ) 30s (GΩ) 45s (GΩ) 60s (GΩ) P.I.
(
R60s
R30s
)
Yoke Side 0.0053 N/A N/A N/A N/A
Airgap Side N/A N/A N/A N/A N/A
Result FAIL
Table 5.5: Hipot Test: Phase B; Winding 4
Face 15s (GΩ) 30s (GΩ) 45s (GΩ) 60s (GΩ) P.I.
(
R60s
R30s
)
Yoke Side >100 >100 >100 >100 N/A
Airgap Side 0.018 N/A N/A N/A N/A
Result FAIL
Table 5.6: Hipot Test: Phase B; Winding 5
Face 15s (GΩ) 30s (GΩ) 45s (GΩ) 60s (GΩ) P.I.
(
R60s
R30s
)
Yoke Side 0.00 N/A N/A N/A N/A
Airgap Side N/A N/A N/A N/A N/A
Result FAIL
Table 5.7: Hipot Test: Phase C; Winding 5
Face 15s (GΩ) 30s (GΩ) 45s (GΩ) 60s (GΩ) P.I.
(
R60s
R30s
)
Yoke Side 0.004 N/A N/A N/A N/A
Airgap Side N/A N/A N/A N/A N/A
Result FAIL
Table 5.8: Hipot Test: Phase C; Winding 6
Face 15s (GΩ) 30s (GΩ) 45s (GΩ) 60s (GΩ) P.I.
(
R60s
R30s
)
Yoke Side 0.0034 N/A N/A N/A N/A
Airgap Side N/A N/A N/A N/A N/A
Result FAIL
Table 5.9: Hipot Test: Phase C; Winding 7
Face 15s (GΩ) 30s (GΩ) 45s (GΩ) 60s (GΩ) P.I.
(
R60s
R30s
)
Yoke Side 70 >100 >100 >100 N/A
Airgap Side 70 100 >100 >100 N/A
Result PASS
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5.2 Impulse Winding Test Results
Tables 5.10-5.12 show the IWT results for all windings tested. Remember
that the only windings tested are those that have passed both the hipot test
and a secondary visual inspection.
Table 5.10: IWT: Phase A; Winding 3.
Quantity REF 900 V 1000 V 1100 V
Frequency (kHz) 268.90 268.93 268.96 269.11
Frequency Error (%) — 0.011 0.023 0.078
α (s−1) 19990 20700 17090 16540
α Error (%) — 3.41 16.97 20.9
EAR (%) — 12.12 16.6 20.6
Result Fail
Table 5.11: IWT: Phase A; Winding 4.
Quantity REF 900 V 1000 V 1100 V
Frequency (kHz) 261.63 261.81 261.42 261.50
Frequency Error (%) — 0.079 0.05 0.068
α (s−1) 18130 17710 17130 17460
α Error (%) — 2.32 5.52 3.70
EAR (%) — 3.66 5.21 2.69
Result Pass
Table 5.12: IWT: Phase C; Winding 7.
Quantity REF 900 V 1000 V 1100 V
Frequency (kHz) 253.97 254.16 253.67 253.87
Frequency Error (%) — 0.075 0.116 0.038
α (s−1) 16830 15630 15050 14570
α Error (%) — 7.63 11.8 15.5
EAR (%) — 3.53 4.50 5.72
Result Pass
55
CHAPTER 6
CONCLUSIONS AND CONTINUING
WORK
6.1 Conclusions
This thesis has closely examined the insulation characteristics of a high spe-
cific power permanent magnet synchronous machine. The work began with
a brief overview of the electric machine presented in [2] and the motivation
behind the project. After the machine was introduced, focus was shifted to
the insulation system and machine’s placement in a system context.
Two methods of insulation qualification were then introduced — the dc
hipot test and the impulse winding test. IEEE accepted standards for each of
these tests were summarized and test plans were designed to meet or exceed
the specifications. The dc hipot test can be performed with commercial-off-
the-shelf equipment, though the IWT required special hardware development
for a number of reasons. In response to the need for hardware development,
RLC circuit theory was described in order to develop a testing principle.
Upon development of a principle, an equation describing a winding’s fault
impedance was developed and numerous fault conditions were simulated and
applied to both the machine operating point and an individual winding’s
testing point. The impedance equation was validated with simulation in
LTSpice XVII.
Upon receiving validation of the testing principle, a circuit was developed
to execute the test. A test run was performed to validate the circuit’s function
and ability to detect minute changes in insulation strength. The test’s high
voltage point presents a danger to both the circuit itself and the operator,
so troubleshooting and safety guides have been included. A step-by-step
operating guide has also been included in Appendix A.
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6.2 Significance to High-Frequency Machines and
Continuing Work
This work has closely examined the insulation system developed for high-
frequency air-core windings. It has been demonstrated that the insulation
scheme is sufficient to protect the winding from dielectric failure in opera-
tion. The work has also closely examined the machine in a systems context
and demonstrated that with careful selection of drive slew rate and careful
placement of drive, the insulation scheme can be reduced, which will enhance
radial thermal conductivity. An increase in radial thermal conductivity will
allow for higher slot current densities and higher electric loading, further
increasing the specific power of high-frequency machines.
Before removing the glass fiber layer of interturn insulation, however, fur-
ther study must be given to insulation lifetime. If removal of the glass fiber
layer of insulation causes a large decrease in lifetime, the insulation must
remain. The accelerated aging test plan is currently being co-developed with
Mr. Byung Hoon Min and Mr. Faraz Arastu.
The transmission line model used to determine terminal voltage overshoot
must also be validated with hardware level testing. A transmission properties
test plan is currently being co-developed with Mr. Byung Hoon Min.
At time of writing, the team has not completed manufacture of all wind-
ings. For this reason, Mr. Byung Hoon Min is currently being trained to
perform dielectric testing. It is imperative that each winding is fully qualified
before use in the machine, as dielectric qualification is an extremely useful
procedure to avoid full motor faults. Mr. Min is fully authorized to modify
the test procedures, test equipment, and analysis software in any manner
that he believes will enhance test capabilities.
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APPENDIX A
IMPULSE WINDING TEST PROCEDURE
A.1 Required Equipment
The following equipment is required for proper execution of the impulse wind-
ing test (IWT):
 Acopian P03.5HP8.5 Power Supply
 Kenwood PD56-10D Power Supply
 Tektronix MSO4104B-L Oscilloscope
 Tektronix THDP0100 High Voltage Isolated Differential Probes
 Tektronix THDP0200 High Voltage Isolated Differential Probes, 2x
 Fluke 45 Dual Display Digital Multimeter, 2x
 Impulse Winding Tester V3.2 PCB and enclosure
A.2 High-Level Description of Test
The IWT is a test to qualify the turn-turn insulation of a form-wound wind-
ing. The IWT is formally described in IEEE Standard 522-2004. The circuit
developed to perform this test is illustrated in Figure A.1.
The test is to be performed at a high level as follows:
1. The circuit is to be set up as in Section A.3.
2. The IWT is a self-comparative test. That is, a winding is checked
only against itself. The theory behind this policy is that an insulation
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Figure A.1: The IWT circuit.
fault will be more pronounced for higher voltages. Even if the refer-
ence waveforms of a healthy and an unhealthy winding are different,
the healthy winding should not see large changes in waveform charac-
teristics across the test voltages, while an unhealthy winding should
see large changes. The voltages at which a winding is to be tested are
as follows: The reference is obtained at 800 V and test waveforms are
obtained at 900 V, 1000 V, and 1100 V. The reference waveform is to
be obtained only once. Each test voltage is to be obtained three times
each to make the test more resistant to noise. All test waveforms are
to be compared against the reference waveform.
3. The 55 nF capacitor is charged to test voltage using an HVDC supply.
The highest test voltage is defined by IEEE 522-2004.
4. When the capacitor is fully charged, which should take less than one
second, the physical switch should be closed, which causes both TRI-
ACs to conduct. When both TRIACs conduct, the capacitor is ef-
fectively shorted across the inductor, forming a “wall of voltage” and
underdamped oscillations characteristic of an LC circuit, as illustrated
in Figure A.2.
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Figure A.2: A sample impulse test, illustrating the reference wave obtained
from a healthy winding, a wave from a healthy winding, and a wave
obtained from a damaged winding.
5. The obtained waveform is saved from the DPO4204B as a *.CSV file
and fed into a custom MATLAB script to be processed. Processing
includes error-to-area ratio (EAR) analysis between the reference and
test waveforms, comparison of the decay constants of the reference and
test waveforms, and comparison of the resonant frequencies of the refer-
ence and test waveforms. Notice in Figure A.2 that the healthy winding
and reference waveform perfectly overlap. The EAR is then very low
and the change between decay constants and resonant frequencies is
also very low. Notice that the faulty winding produced a vastly differ-
ent waveform — the difference in shape is indicative of a high EAR. It
can also be determined by inspection that the decay constant and res-
onant frequencies are substantially higher than those of the reference
waveform.
A.3 Initial Setup
A detailed description of the pre-test setup is presented in the list below:
1. Ensure that all equipment is powered off and unplugged. Disconnect
high voltage cable from Acopian supply.
63
2. Connect THDP0100 probes to DUT copper lugs and Channel One of
DPO4204B.
3. Connect one set of THDP0200 probes to the positive end of D3, closest
to HV IN, and ground and Channel Two of DPO4204B.
4. Connect one set of THDP0200 probes to MT1 and MT2 of T1 and
Channel Three of DPO4204B.
5. Configure the DPO4204B to the following settings:
 Horizontal Scale: 10 µs/div
 Vertical Scale: 200 (or 250) V/div
 Delay: 12.8 µs
 Acquisition Mode: High Resolution
 Bandwidth, all channels: Smallest available
6. FOR THIS STEP: THE ORDER OF PINS BEGINS WITH PIN 1 AS
THE RIGHTMOST AND PIN 9 IS THE LEFTMOST. In addition,
wires are to be connected every other hole in the header in order to
allow adequate clearance. That is, Hole 1 corresponds to Pin 1, Hole
3 corresponds to Pin 2, Hole 5 corresponds to Pin 3, etc. The pin
connections are as follows:
Pin 1: Fluke 45 Dual Display Digital Display Multimeter Negative Ter-
minals (connect negative terminals together at unit)
Pin 2: Acopian Terminal 1: PRGM GND
Pin 3: Acopian Terminal 2: I PRGM
Pin 4: Acopian Terminal 3: PRGM REF
Pin 5: Acopian Terminal 4: V PRGM
Pin 6: Acopian Terminal 8: SIG GND
Pin 7: Acopian Terminal 7: INHIBIT
Pin 8: Kenwood Positive Terminal: FIRE
Pin 9: Acopian HVRET (rear of unit)
7. Connect the Kenwood supply’s ground to the Fire Ret banana jack.
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8. Connect the DUT.
9. WITH THE HIGH VOLTAGE CABLE DISCONNECTED FROM THE
PCB AND THE ACOPIAN SUPPLY power up the DMMs and Acopian
supply. Ensure Switch S3 is oriented in the Enable Output configura-
tion: positioned AWAY from the DUT. Adjust the voltage-controlling
potentiometer, closest to the pins, until the Acopian supply is output
zero volts. Position Switch S3 in the Disable Output configuration,
power all equipment down, and reconnect the cable to the Acopian
supply and plug into the HV IN pin. Power equipment up, leaving
Switch S3 in the Disable Output configuration.
10. Ensure Switch S4 is oriented in the Fire Disable configuration: TO-
WARD the DUT. Turn on the Kenwood supply and set output voltage
to maximum, output current to 5 A.
11. The test is now ready to be performed.
A.4 Test Procedure
After performing the initial setup, the following test procedure is to be carried
for each device under test. Regardless of familiarity with the test procedure,
this list should be referenced each time to ensure operator safety.
1. Setup the circuit as in Section A.3.
2. Verify that all equipment and personnel are clear of the enclosure.
3. Toggle Switch S3 to Enable Output Position.
4. Using the voltage-controlling potentiometer, adjust voltage to desired
test voltage. Always adjust voltage slowly. If voltage across T1
(Channel Three of DPO4204B) exceeds 1200 V, T1 will likely
be destroyed and need to be replaced. If voltage and current
remain at zero volts/amps, check the status of Switch S3 and ensure
Enable Output is selected. If voltage increases and suddenly stops, dial
voltage down slightly and adjust current-controlling potentiometer to
increase current limit. Then resume voltage increase. Repeat this step
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as needed. If voltage remains low and current remains high, contact
Jackson Lenz (JACKSONDLENZ@gmail.com) to discuss the compo-
nent failure and receive repair instructions. Verify output voltage on
Channel Two of DPO4204 and voltage monitoring DMM.
5. Set DPO4204B to single acquisition mode.
6. Toggle Switch S4 to Fire Enable position.
7. Take a deep breath.
8. Depress Switch S2.
9. Save Channel One waveform with screen-length gating as a *.CSV file
on a flash drive.
10. For the 800 V reference waveform: perform steps 1-9 ONCE. For all
test voltages, perform steps 3-9 three times.
11. Pass the acquired data into the developed Matlab processing suite.
A.5 After Each DUT: Safe Storage Procedure
To ensure equipment and operator safety upon at startup for the next DUT,
the following steps must be followed closely.
1. Adjust voltage-controlling potentiometer such that the unit outputs 0
V.
2. Toggle Switch S3 to Output Disable position.
3. Toggle Switch S4 to Fire Disable position.
4. Turn Kenwood supply off.
5. Unplug both the Acopian supply and the Kenwood supply.
6. Wait at least 30 seconds and remove the high voltage cable from the
HV IN connection.
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7. The circuit is designed to be self-discharging. Even so, continue to mon-
itor the capacitor bank voltage (Channel Two) and do NOT touch the
DUT terminals until the capacitor voltage has reached zero. Unscrew
the terminals.
8. Remove the DUT.
9. If no more testing is to be done this day: STOP. The circuit is safe in
this state.
10. If more DUTs are to be tested today: begin at Step 8 of setup, as
described in Section A.3.
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APPENDIX B
IMPULSE WINDING TEST PCB LAYOUT
AND PHOTOGRAPHS
Figure B.1 shows the PCB designed for the execution of the IWT. Notice
the wide traces used at the capacitor terminals to minimize resistance due
to the PCB.
Figure B.1: The PCB designed and constructed for implementation of the
IWT.
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Figures B.2-B.4 show the assembled hardware from various angles.
Figure B.2: A top-down photograph of the PCB and protective enclosure
designed and constructed for implementation of the IWT.
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Figure B.3: A side-view photograph of the PCB and protective enclosure
designed and constructed for implementation of the IWT.
Figure B.4: A photograph of a winding under test.
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